Analog-to-Digital Converters (Ph-ADCs) have been considered for power-efficient implementation of body-area network transceivers employing phase demodulation. Conventional implementations of the Ph-ADCs, which work based on a full-flash zero-crossing algorithm, use linear resistive/current combiners to determine the thermometer digital code of the signal phase. These architectures suffer from high-accuracy requirements, high-circuit complexity, and highpower consumption. Therefore, in this paper, a new IQ-assisted binary-search algorithm is proposed for implementing the Ph-ADC. The proposed Ph-ADC architecture avoids employing the power-hungry linear combiner. Moreover, for an N-bit Ph-ADC, the proposed algorithm requires only N+1 comparisons, whereas the conventional full-flash counterpart demands 2 N−1 comparisons. Based on the proposed architecture, two different 5-bit charge-redistribution Ph-ADCs are designed and one of them is fabricated in a standard 0.18-µm CMOS technology. The prototype achieves an ENOB of 4.85 bits at 1 MS/s, while dissipating 12.9 µW from a 1.2-V supply.
A Charge-Redistribution Phase-Domain ADC Using an IQ-Assisted Binary-Search Algorithm I. INTRODUCTION F REQUENCY-SHIFT keying (FSK) and phase-shift keying (PSK) modulations play important roles in wireless body-area networks and short-range radios [1] [2] [3] . In wireless receivers, usually, traditional systems extract the amplitude information in the in-phase and quadrature (I/Q) components of the received signal using two matched high-resolution analog-to-digital converters (ADCs), and the signal phase is demodulated in the digital domain. On the other side, the need for driven by low-power wearable and implantable biomedical electronic systems, several architectures have been presented to eliminate the need for high-resolution ADCs in the conventional demodulators by employing phase-domain ADCs (Ph-ADCs) [4] [5] [6] [7] [8] [9] [10] [11] . It should be noted that the typical resolutions required in such applications are limited to 4 to 6 bits. All of these structures use the full-flash algorithm which originates from detecting zero crossings in rotated versions of the I and Q components of the received signal to determine the signal phase and convert it to digital codes directly, as shown in Fig. 1(a) . However, these architectures demand highly linear resistive/current combiners that generate phase shifted sinusoids by combining scaled versions of the I and Q signals, to be discussed in Section II. Therefore, these architectures suffer from high accuracy requirements, high circuit complexity, and high power consumption [10] , [12] . Hence, in order to overcome these problems, in this paper, a new IQ-assisted binarysearch algorithm, the original idea of which was presented by Liu et al. [12] , is proposed for implementing the Ph-ADC. The proposed architecture does not demand any linear combiner. Furthermore, compared with conventional full-flash structures which demand 2 N−1 comparisons for N-bit Ph-ADC, it requires only N+1 comparisons. Moreover, the proposed architecture generates the output binary-weighted digital codes directly, without using any thermometer-to-binary decoder.
The rest of the paper is organized as follows. In Section II, after reviewing the conventional full-flash algorithm and the previously reported structures for implementing Ph-ADCs, the proposed IQ-assisted binary-search algorithm is introduced. In Section III, based on the proposed algorithm, two different charge-redistribution Ph-ADC architectures are proposed. Section IV presents design considerations of the proposed structures. Section V presents measurement results verifying the efficiency of the proposed Ph-ADC. Finally, the paper is concluded in Section VI.
II. PROPOSED CONVERSION ALGORITHM
The basic idea of IQ-modulation is that an angle modulated sinusoidal signal, which contains the data in its phase (i.e., φ in ), can be decomposed into two amplitude-modulated sinusoids which are in quadrature, according to cos(2π f c t + φ in ) = cos(2π f c t).I − sin(2π f c t).Q, (1) 1549-8328 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Fig. 2 . Schematic of the Ph-ADC implemented based on the full-flash algorithm using (a) resistive combiner [4] and (b) current combiner [10] .
where f c is the carrier frequency, and the signals I and Q representing the amplitudes of the in-phase and the quadraturephase carriers, respectively, are
In the demodulator, one can recombine the two quadrature signals I and Q to extract the input signal phase (i.e., φ in ).
Traditional systems extract the amplitude information in the received I and Q signals using two high-resolution ADCs, and the signal phase is demodulated in the digital domain. In a more efficient way, Ph-ADCs directly extract the digital codes corresponding to the signal phase from the received I and Q input signals. In other words, in order to find the digital code corresponding to the analog signal phase (i.e., φ in ), the Ph-ADC identifies the quantization interval that contains the signal phase based on either the full-flash algorithm used in the literature [4] [5] [6] [7] [8] [9] [10] [11] or a new one such as the proposed IQ-assisted binary-search algorithm, to be discussed in the following subsections.
A. Full-Flash Algorithm
In the full-flash algorithm, which is one of the simplest ways to implement the Ph-ADC, the input phase is directly compared with all the transition points between adjacent quantization intervals. It should be noted that instead of comparing the input phase with different levels of the reference phase, it is more convenient to compare the rotated versions of the input phase of
and N is the resolution of the Ph-ADC. Since the input signals of the Ph-ADC are I and Q components, it is not possible to access φ in directly. Therefore, by using a linear combiner, scaled values of I and Q signals are combined to generate the required rotated versions of φ in . After that, in order to determine the output thermometer digital codes, the zero crossings of these rotated versions of I and Q are detected, i.e. [10] ,
In order to generate phase shifted versions of the I and Q components, i.e., the rotated versions of the original I and Q signals, in literature, different linear combiner structures have been reported. One approach is to use a resistive network, as shown in Fig. 2(a) [4]- [9] . This circuit converts the currents of preceding operational transconductance amplifiers (OTAs) to shifted voltages in its different nodes and these voltages are fed into the comparators which act as zero-crossing detectors. The outputs of the comparators form the thermometer digital code corresponding to the input signal phase. Another approach is to use a current combiner that employs trigonometric weighted sizes of transistors as current sources, as shown in Fig. 2 (b) [10] , [11] . By applying appropriate combination of I and Q input voltages to the gates of the relevant transistors, the current-mode rotated versions of I and Q signals are generated to detect the zero crossings. It is worth noting that the amplitudes of the output voltages of different nodes of the resistive network are not the same, meaning that different slopes in zero crossings can cause nonlinearity in the dynamic behavior of the Ph-ADC, especially in highresolution converters. Moreover, due to the resistive nature of the structure, in order to have appropriate levels for the comparators' inputs, larger amount of resistors or input currents are required, leading to larger area occupation and larger power consumption, respectively.
B. Proposed IQ-Assisted Binary-Search Algorithm
From the above, it is clear that the circuit architectures implementing the full-flash algorithm not only demand a highly linear resistive/current combiner, but also suffers from the static power consumption of the required combiner. In order to overcome these problems, a new Ph-ADC architecture that employs an IQ-assisted binary-search algorithm is proposed which not only avoids using a linear combiner, but also requires only N+1 comparisons whereas the conventional full-flash counterpart demands 2 N−1 comparisons. In the proposed algorithm, by using a phase-domain binary search, the reference phase of φ re f successively approximates the sampled input phase of φ in and in each step, one bit of the output digital code corresponding to the input phase is determined. As the quantization full scale range of the input phase is [0,2π] , in the first comparison, φ in must be compared with φ re f,1 =π. According to the result, the most significant bit (MSB), i.e., B 1 , is determined. Then, in the second comparison, the input phase is compared with φ re f,2 = π/2 (if B 1 =0) or φ re f,2 =3π/2 (if B 1 =1), and the second bit, i.e., B 2 will be found. This procedure will be repeated until all N bits corresponding to φ in are determined or, in other words, the difference between φ in and φ re f,N becomes less than φ LSB . It should be noted that the input signals of the converter are the I and Q components defined by (2) and it is not possible to access the input phase (i.e., φ in ) directly. However, it is obvious that the tan(α) function relates the I and Q components to the required φ in by
According to (5) , instead of comparing φ in with different levels of φ re f,i defined by
the ratio of Q/I=tan(φ in ) is compared with tan(φ ref,i ). In other words, a phase-domain binary search algorithm is used to determine the comparison levels of φ re f,i , but these levels are applied to the tan(α) function block to be comparable with the ratio of the input signals (i.e., Q/I ), as shown in Fig. 3 . Moreover, since the tan(α) function presents similar patterns during the quadrants
and [3π/2, 2π], the proposed algorithm uses the well-known sub-ranging or two-step method in order to determine the digital code corresponding to the input phase. In other words, the operation of the proposed binary-search algorithm can be divided into two general steps, as shown in Fig. 4 . In the first step, the algorithm determines which quadrant or φ re f,2 =3π/2 can be performed by determining the sign of I. After that, in the second step, all these quadrants will be mapped to the first quadrant, and then a binary search is performed only over the range of [0, π/2] to determine the remaining N-2 digital bits. In order to map the pattern of each quadrant of the IQ-plane to the first quadrant, the absolute value of Q/I (i.e., |Q/I|) can be used. However, it should be noted that although the tan(α) graph in the first and third quadrants has the same pattern (meaning that using |Q/I| maps the first and third quadrants to the first one), it has an increasing negative function in the second and the fourth quadrant (meaning that using |Q/I | maps the original pattern to the first quadrant as a decreasing function), as shown in Fig. 5 . 
For this purpose, the absolute value of I is compared with that of Q (i.e., |I| > |Q|?). According to the result of this comparison, B 3 will be found. For determining the fourth bit (i.e., B 4 ), depending on B 3 , the ratio of |Q/I | must be compared with either tan(π/8)≈0.41 ortan(3π/8)≈2.41. It is worth noting that for the case that |Q/I | must be compared withtan(3π/8), as illustrated in Fig. 3 , it is possible to compare |I/Q| with cot(3π/8)=tan(π/8)≈0.41 to have simple circuit constrains. This will be discussed in more detail in Section III. In other words, for this purpose |Q| is compared with 0.41|I|
Similarly, for all N-3 least significant bits, depending on the third comparison, either the ratio of
The operation of the proposed IQ-assisted binary-search algorithm, for the cases that input phase is in the first or third quadrant of the IQ-plane, is shown in Fig. 6 . In order to compare the proposed IQ-assisted binarysearch architecture with the conventional full-flash algorithm, it should be noted that the proposed architecture does not demand any linear combiner. Furthermore, compared with the conventional full-flash structure which demands 2 N−1 comparisons for N-bit Ph-ADC, it requires only N+1 comparisons. On the other hand, the need for more clock cycles reduces the speed of the proposed algorithm, but this is not a serious issue in applications such as Bluetooth. Moreover, as will be discussed in Section III, the proposed architecture requires track-and-hold (T&H) circuits to charge the capacitors of the employed capacitive array in different bit cycles during the conversion phase which also costs extra power. Therefore, for the intended sampling frequency of several MS/s and lower, the proposed algorithm is superior from a power consumption viewpoint. However, for much higher frequencies (and of course low resolutions), the full-flash structure (excluding the stage preceding the ADC) can be more power efficient.
III. PROPOSED PH-ADC CIRCUITS

A. Proposed Ph-ADC 1
The schematic of the proposed 5-bit Ph-ADC 1 which works based on the proposed IQ-assisted binary-search algorithm is shown in Fig. 7 . The proposed circuit consists of two capacitive digital-to-analog converters (DACs), two track-andhold (T&H) circuits, four comparators, and a digital control circuit. In this circuit, which works like a two-step ADC, in the first step, the first and the second bits (i.e., B 1 , B 2 ) as well as the third one (i.e., B 3 ) are determined. Then, in the second step, in order to digitize the ratio of |Q/I | (or |I /Q|), the input signals of I and Q are applied to a charge-redistribution ADC, consisting of only one capacitive DAC and one comparator, in such a way that one of them acts as the input signal of the ADC and the other one as the reference voltage of the converter. The operation of the proposed circuit is as follows. In the sampling phase, the input signals of I =I p -I n and Q=Q p -Q n are sampled and held by the T&H circuits which work as voltage buffers. At the same time, these signals are also sampled on the bottom-plates of the capacitors of the DAC I and DAC Q , respectively, while their top plates are connected to the input common-mode voltage V cm . During the first cycle of the conversion phase, the T&H outputs (i. the results, the first and second bits (i.e., B 1 and B 2 ) will be determined. At the same time, DAC I and DAC Q in cooperation with Comp I 2 and Comp Q2 compare the absolute value of I with that of Q (i.e., |I| > |Q|?), and the third bit (i.e., B 3 ) will be also found. For this, the input signal of I must be compared with both Q and −−Q. In order to perform these comparisons, the upper and lower capacitors of DAC I are connected to Q H p , and Q Hn , respectively, and consequently Comp I 2 compares Q H with I . Simultaneously, the upper and lower capacitors of DAC Q are connected to I Hn and I H p , respectively, and therefore Comp Q2 compares -Q with I H . With the aid of the I and Q signs and these two comparison results, the control logic circuitry determines the value of B 3 . In the next clock cycles of the conversion phase, either the ratio of |I /Q| (if |Q| > |I|) or |Q/I | (if |I| > |Q|) should be quantized. In order to digitize the ratio of I and Qin a binary search algorithm, these signals can be applied to a chargeredistribution ADC if one of them acts as the input signal of the ADC and the other one as the reference voltage of the converter. For this purpose, only one of these four comparators (according to the result of the third comparison, i.e., B 3 ) and the related DAC and T&H circuit complete the conversion phase to find the remaining digital bits, and the other blocks can be turned off to avoid unnecessary power dissipation. For example, if B 3 determines that |Q| > |I|, I acts as the input signal of DAC I and Q H is the reference voltage of the charge redistribution ADC. As a result, T&H Q , DAC I , and Comp I 2 perform the remaining cycles of the conversion, and DAC Q , T&H I , Comp I 1 , Comp Q1 , and Comp Q2 can be disabled. It should be noted that as the phase is nonlinearly related to the ratio of |Q/I | (or |I/Q|), due to the tan(α) and cot(α) relations, in order to extract the linear phase, it is needed to nonlinearly map this ratio onto the quantized phase in the range of [0, π/2]. In the proposed 5-bit Ph-ADC, functions of tan(α) and cot(α) can be approximated as
According to (7) (7) can be obtained by the differential switching operation. The switching sequence of the capacitive DAC employed in the charge-redistribution ADC is shown in Fig. 8 .
B. Proposed Ph-ADC 2
As discussed in the previous subsection, the proposed Ph-ADC 1 determines three MSBs (i.e., B 1 , B 2 , and B 3 ) during the first cycle of the conversion phase. Therefore, this structure requires four comparators and two capacitive DACs, leading to an increase in the area occupation and the complexity of the circuit. In order to overcome this problem, a modified structure for Ph-ADC 1 is proposed. This ADC consists of two T&H circuits, one capacitive DAC, one comparator, and a digital circuit, as shown in Fig. 9 . The operation of the proposed Ph-ADC 2 is as follows. In the sampling phase, the I and Q voltages are sampled by T&H circuits. In the first clock cycle of the conversion phase, Q H p and Q Hn are fed into the top plates of the DAC capacitors while their bottom plates are connected to V cm , and the comparator compares Q H p with Q Hn . According to the result, the sign of Q = Q H p −Q Hn , and consequently the first bit (i.e., B 1 ) are determined. In the second cycle of the conversion phase, similar to the previous cycle, the outputs of the T&H I block (i.e., I H p and I Hn ) are connected to the top plates of the capacitors, and the comparator determines the sign of I = I H p −I Hn , and thereby the second bit (i.e., B 2 ) is found. In the third cycle, the absolute values of I must be compared with that of Q. As the signs of both I and Q signals have been determined during the two previous cycles, only one of the two comparisons mentioned in the proposed Ph-ADC 1 is required to determine the third bit (i.e., B 3 ). In other words, depending on B 1 and B 2 , I is compared with either Q or −Q . For this purpose, when the signs of I and Q are the same (or opposite), the bottom plates of the upper and lower capacitors of the DAC are connected to Q Hn (or Q H p ) and Q H p (or Q Hn ), respectively, and according to the comparison result B 3 will be found. In order to determine the remaining digital bits (i.e., B 4 and B 5 ), the ratio of |Q/I | or |I /Q|, must be digitized using a charge redistribution ADC. It should be noted that if we want to use the same switching sequence as that of the proposed Ph-ADC 1, the capacitor sizes must be modified as shown in Fig. 10 .
In order to compare these two proposed circuits, it should be noted that in the proposed Ph-ADC 1, three MSBs are found during the first clock cycle of the conversion phase, but in the proposed Ph-ADC 2, three clock cycles are needed to determine these bits. Moreover, in Ph-ADC 2, an extra clock cycle is needed to feed the input signals to the capacitors before using the charge redistribution ADC. This means that the proposed Ph-ADC 1 is able to work at a higher speed. On the other side, unlike the first structure which demands four comparators and two capacitive DACs, the second circuit requires only one comparator and one capacitive DAC, leading to more area and power saving.
IV. CIRCUIT DESIGN CONSIDERATIONS
A. T&H, Capacitive DAC, and Comparator Blocks
The schematic of the designed T&H circuit is shown in Fig. 11(a) [13] and is used in both proposed architectures. This circuit has favorable energy efficiency and sufficient linearity suitable in this relatively low resolution prototype. During the sampling phase, the input signals are sampled on the sampling capacitors of C H 1 and C H 2 . In order to reduce the charge injection of the input switches (i.e., M 8 and M 10 ), two dummy switches (i.e., M 7 and M 9 ) are used. Then, during the conversion phase, the input samples are buffered by two source followers. Due to the small value of the capacitor network (i.e., using a 2.4 fF unit capacitor, the total size of the capacitive DAC is around 50 fF at each input node of the comparator) and the limited driving capability of the T&H circuit, and in order not to be concerned with the kickback noise in the comparator design, the comparator with a static pre-amplifier shown in Fig. 11(b) [14] is adopted. The operation of this comparator, which consists of a preamplifier followed by a dynamic latch, is as follows. When CLK is high, the input signal is amplified by the preamplifier and the output nodes V op and V on are precharged. When CLK is low, based on the value of the input signals, one output node of the latch goes high and the other goes low. It is worth noting that the precharged nodes of V op and V on may give rise to a static current in the subsequent SR latch during the reset phase if V op and V on are directly connected to the SR latch. For this reason, AND gates are added to isolate the SR latch from the precharged nodes. Both the comparator and T&H circuits have enable signals (i.e., EN) thereby saving unnecessary power when these blocks are in the sleep mode.
In order to study the effect of the non-idealities of the T&H circuits, the capacitive DAC, and the comparator on the performance of the proposed Ph-ADC, it should be noted that the linearity of the T&H blocks (i.e., the main limitation of the linearity in the proposed 5-bit Ph-ADC) affects the precision of both the reference voltage and the input sampled signal. In Fig. 11(a) , M 3 and M 4 act as current source in Fig. 11 . Schematic of (a) the track-and-hold (T&H) circuit [13] and (b) the comparator circuit [14] . the source-follower structure. Both transient and steady-state non linearities will occur. The steady-state error occurs due to the channel-length modulation of the current sources' devices (i.e., M 3 and M 4 ) leading to a deviation in the value of |V G S1 | and |V G S2 | for different values of the input signal being sampled. On the other hand, the main reason for the transient error lies in the incomplete settling of the sourcefollowing amplifier which can be reduced when more power is consumed. Another limitation of the linearity in the proposed architecture is the approximation which is applied in determining the comparison levels. It can be shown that in order to generate more accurate comparison levels, the total amount of capacitance of the capacitive DAC has to be increased, leading to an increase in the area and power consumption.
In order to investigate the effect of DAC mismatch on the performance of the proposed structure, a Monte-Carlo simulation of 1000 runs was performed. The values of the unit capacitors (i.e., C) are taken to be independent identicallydistributed Gaussian random variables with a standard deviation (i.e., σ /C) of 1%, 5%, and 10%, leading to mean values of 4.9, 4.89, and 4.87 bits for the effective number of bits (ENOB) of the Ph-ADC, respectively. It can be observed that the degradation of the ADC performance due to the capacitor mismatch is negligible. As for the offset voltage of the comparators, the values of the comparator's offsets are taken to be independent identically-distributed Gaussian random variables with a standard deviation of 5mV, 10mV, and 15mV and the results of the Monte-Carlo simulation show that the mean values of the ENOBs are 4.87, 4.8, and 4.74 bits, respectively. It can be observed that similar to the DAC mismatch, the degradation of the ADC performance is again negligible. 
B. Digital Control Circuit
The control logic circuit, which is required to implement the proposed Ph-ADCs, consists of two parts. The first part includes control logic that generates the required commands to control the switches in the capacitive DACs and the enable signals. The second part generates the output digital bits (i.e., B 1 -B 5 ) based on the results of the comparisons. In the following, the details of the required digital circuit for implementing the proposed Ph-ADC 1, shown in Fig. 7 , are explained. The schematic of the digital control circuit of the proposed Ph-ADC 1 is shown in Fig. 12 . In this circuit, the first bit is directly determined based on the comparison which determines the sign of Q and will be saved at the output latch of Comp Q1 . As for the second bit (i.e., B 2 ), it will be found based on the sign of I . For more details, if the sign of I which is saved at the output of Comp I 1 , is positive, B 2 has the same value as B 1 , and if it is negative, B 2 has the opposite value of B 1 . This can be performed through a multiplexer (i.e., MUX1) which uses i.e., Comp I 2 and Comp Q2 , the value of B 3 will be determined. For this, the digital gates of MUX2, MUX3, MUX8, and XOR2 are used and the result (i.e., B 3 ) will be saved in a flip-flop (i.e., FF3). In order to find B 4 and B 5 , since these bits are determined by the charge redistribution ADC, we have to not only generate the required commands to control the switches of the capacitive DAC, but also extract the output digital bits from the comparison results. As for the required commands for the switches, a sequencer, which is basically a shift register, consisting of three flip-flops (i.e., FF A , FF B , and FF C ) is used to guess the output bits, and two code registers which each consist of four flip flops (i.e., FF Q1 -FF Q4 and FF I 1 -FF I 4 ) are used to store the comparison results, and directly control the switches selecting the capacitors of the DACs. It should be noted that, based on the previous comparisons, the code register related to either DAC I or DAC Q performs the remaining conversion process. From Fig. 8 , it can be observed that during the second clock cycle of the conversion phase, two capacitors of the capacitive DAC are switched. Therefore, the output of the first flip flop in the shift register (i.e., FF A ) controls two flip flops of the code register (i.e., FF Q1 and FF Q2 or FF I 1 and FF I 2 ). Furthermore, as the capacitor of 3C may have to be switched again in the third clock cycle of the conversion phase, the control signal of S 1 will set the related flip flop if revaluing is required in the last clock cycle of the conversion.
Finally, in order to extract the output digital bits B 4 and B 5 from the results of the two comparisons performed during the second and the third clock cycles, the outputs of FF Q3 , FF I 3 , FF Q4 , and FF I 4 are applied to MUX4-MUX7, MUX9, and MUX10. It should be noted that as discussed in Section II, when the input phase is located in the second and the fourth quadrants, the results of the comparisons must be inverted. For this purpose, MUX4 to MUX7 are employed.
V. MEASUREMENT RESULTS
In order to verify the efficiency of the proposed architecture, based on the proposed Ph-ADC 1, a 5-bit 1MS/s Ph-ADC has been fabricated in standard 0.18-μm AMS CMOS technology with a 1.2V supply voltage. The unit capacitors of the charge redistribution ADC are implemented as metal-metal capacitors with a small value of 2.4 fF, which achieves a good trade-off between power efficiency and accuracy. A micrograph of the die is shown in Fig. 13 . The active area occupied by the circuit is 267μm×220μm.
In order to investigate the static performance of the ADC, Fig. 14 As for the dynamic performance of the ADC, it should be noted that the dynamic performance of an amplitude ADC is usually measured with a single-tone input signal. Similarly, a pair of I and Q signals with a single tone phase input, i.e., φ in (t) = πcos(ωt) is used to characterize the proposed Ph-ADC. Fig. 15(a) illustrates the ADC output spectrum with the input phase close to 62 kHz at a sampling rate of 1MS/s. Moreover, the measurement values of the signal-to-noiseand-distortion ratio (SNDR) and the spurious-free dynamic range (SFDR) of the proposed Ph-ADC as a function of the input phase frequency is shown in Fig. 15(b) . It can be observed that the SNDR of the proposed Ph-ADC at 62 kHz is 30.98 dB, meaning that the effective number of bits (ENOB) of the ADC is 4.85 bits. The decreased SNDR for increasing input phase frequencies is mainly due to the frequencydependent nonlinearity of the T&H circuits. In order to study Fig. 16 shows the output SNDR of the Ph-ADC as a function of the differential peak-to-peak voltages of the I and Q signals. The SNDR at 1.2Vpp is 30.9 dB, and drops by 3dB at 0.4 V, indicating an amplitude dynamic range of 9.5 dB. As for the power consumption, the proposed ADC consumes 10.76 μA from a 1.2 V power supply. The power-consumption contributions of the comparators, the T&H circuits, and the logic circuits are 6.06 μW, 3.27μW, and 3.58μW, respectively.
Finally, in order to compare the efficiency of the proposed Ph-ADC with other works, the well-known Figure- ofMerit (FoM) can be used. The FoM is defined by
where BW is the bandwidth of the input signal. It is worth noting that the FoM can also be defined by [15] and [16] FoM 2 = Power 2 2×E N O B × 2BW .
Table I compares the performance of the proposed ADC with other state-of-the-art works using both FoM 1 and FoM 2 . It can be observed that the proposed structure presents a competitive performance compared with the other works.
VI. CONCLUSION
In this paper, a new low-power architecture for Ph-ADCs is proposed. The proposed architecture is based on an IQ-assisted binary-search algorithm and not only does not demand any linear combiner, but also generates the output binary-weighted digital codes directly, without using any thermometer-to-binary decoder. Based on the proposed algorithm, two different 5-bit charge-redistribution Ph-ADCs are designed and one of them is fabricated in a standard 0.18-μm CMOS technology to confirm the efficiency of the proposed architecture.
